Abstract-This paper presents recent progress on Gate-AllAround (GAA) stacked-NanoWire (NW) / NanoSheet (NS) MOSFETs. Key technological challenges will be discussed and recent research results presented. Width-dependent carrier mobility in Si NW/NS and FinFET will be analyzed, and intrinsic performance and design considerations of GAA structures will be discussed and compared to FinFET devices with a focus on electrostatics, parasitic capacitances and different layout options. The results show that more flexibility can be achieved with stacked-NS transistors in order to manage power-performance optimization.
I. INTRODUCTION
Gate-All-Around (GAA) FETs have long been recognized as offering the best solution to short-channel-effects (SCE) with a high current drivability per layout footprint due to 3D vertically stacked channels [1] [2] [3] [4] . Moreover, horizontal GAA NW and NS also have the advantage of being fabricated with minimal deviation from FinFET (FF) devices in contrast to vertical NWs which require more disruptive technological changes. For these reasons, the GAA stacked-wire MOSFET architecture is today regarded as an attractive option to push CMOS scaling beyond 7/5nm nodes. Although the first 3D GAA stacked-wires transistors were demonstrated ten years ago [1] [2] [3] [4] , significant progress have been reported last year [5] [6] with aggressive 44/48nm CPP (Contacted Poly Pitch) ground rules [7] . In this paper, we will first discuss recent progress on the fabrication of GAA stacked-wires FETs. Then, we shall be paying particular attention to intrinsic performances and design considerations of GAA structures (NW and NS) for an optimal performance and power efficiency vs. FF.
II. SCALING AND DEVICE ARCHITECTURE
For several decades, the Si CMOS technology has enabled manufacturers to produce integrated circuits with everincreasing levels of performance and functionality. For example, Fig. 1 presents the scaling rules of CPP and metal pitch (MP) from 90nm-Bulk to 7nm-FinFET architectures. If chipmakers seek to extend FinFET scaling at the 5nm node and beyond, they will likely need to move to the evolutionary alternative of GAA MOSFET architecture in order to keep low leakage current as the gate length gets smaller. Over the last year, GAA stacked-NW/NS MOSFETs were successfully demonstrated with a replacement metal gate (RMG) process [5] [6] [7] . GAA stacked-NWs FETs, which are close to the RMG FinFET technology, have nevertheless specific technical requirements. They are numbered "1 to 5" in Fig. 2 . The fabrication started with the epitaxial growth of (Si0.7Ge0.3/Si) multilayers with ideally sharp interfaces. Then, dense arrays of fins were patterned to fabricate stacked-wires FETs. Multiple patterning techniques were used in order to meet the density targets of advanced nodes. After that, dummy gates and spacers were defined prior to the anisotropic etching of the (SiGe/Si) multilayers. Then, the SiGe layers were partially etched selectively to the Si ones to form inner spacers well-aligned and correctly dimensioned as shown in Fig. 2 . Such spacers are essential in order to minimize parasitic capacitance. Finally, the Si wires were released during the RMG module prior to conformal HfO2/TiN/W gate deposition. Nanowire widths up to 50nm [7] and even 75nm [6] were reported and the possibility to stack up to 13 NW levels without any strain relaxation was demonstrated [8] . In order to evaluate the benefits of GAA structures (NW and NS), the carrier mobility, electrostatics and parasitics should holistically be assessed from a power/performance optimization perspective. This is discussed in the next sections. Fig. 3 shows the guideline proposed to benchmark FinFET and GAA architectures. The dimensions of devices are consistent with recent experimental results reported in ref. [7] . The layout footprint (LF), the fin and stack thickness as well as the fin-to-fin space (S={LF-N×WFin}/{N-1}) are assumed constant for the three devices.
III. CARRIER MOBILITY
Although electrostatic control is excellent in GAA NW FETs as the gate length becomes smaller, significant changes in transport properties associated to atomically small (<10nm) dimensions can alter device performance. The size-dependent carrier mobility in 3D multi-gate devices is primarily governed by facet-dominated transport [9-10] with high (resp. low) electron mobility in the (100) (resp. (110)) plane and high (resp. low) hole mobility in the (110) (resp. (100)) plane. Meanwhile, mobility in conventional NWs is often the worst due to additional quantum confinement effects resulting in rapid degradation in mobility at smaller size due to phonon and surface roughness scattering [11] [12] [13] [14] (Fig. 4) . Basically, as shown in Figs. 5-6, the computed carrier mobility interpolates between the Si NW and thin film limits [15] . For electrons, [110] n-FETs with width W>H show larger mobilities than those with H>W. This can be explained by band structure effects [16] . The Δ valleys split into light (m * =0.19m0) Δz valleys at Γ and heavier (m * =0.55m0) Δx,y valley off Γ. In the strong inversion regime, the electron gas is mostly confined in the light Δz valleys on the top and bottom (001) facets, and in the heavier Δx,y valleys on the lateral (110) 
IV. PERFORMANCE AND DESIGN CONSIDERATIONS
In early days of CMOS, the FinFET technology alleviated several important challenges associated with the aggressive scaling of planar bulk CMOS devices. Such a strategy allowed to preserve robustness to SCE, but more importantly resulted in improved circuit delay owing to 3D integration and vertical channel orientation. This allowed the transistors to deliver more performance due to higher effective width (Weff) per footprint. This idea must continue to be considered for GAA structures [17] [18] . As shown in Fig. 7 , the GAA NS structures could instead be used to maximize the effective width for a given layout footprint, which will improve the drive current without increasing power density. As compared to FinFET, the conventional square (or round) NW has a lower Weff for a given layout footprint while the effective width can be significantly enhanced with wide and thin NS compared to conventional FinFETs, as shown in Fig. 8 . A large footprint allows wider NS which yields higher Weff and ultimately better performances while maintaining Drain-Induced-Barrier-Lowering (DIBL) lower than in short-channel FinFET devices, as shown in Fig. 9 . Basically, the DIBL vs. Weff for a given footprint are plotted in Fig. 10 to clearly emphasize the trade-off between the channel electrical width which govern the intrinsic performance of devices (modulated by the carrier mobility discussed above) and the immunity to SCE. In considering three layout footprints and a 16nm gate length, Fig. 9 shows that GAA stacked-NS can be thought of as a practical compromise between speed and power dissipation. However, to make the best of GAA stacked-NS structures, effective current Ieff enhancement achieved by higher μeff and Weff should not be canceled by an excessive increase in parasitic capacitances. This argument is often to the fore when arguing against the development of stacked-NW/NS transistors. Indeed, a significant increase of parasitic capacitance will impact circuit performance by increasing the load capacitance Ceq defined in Fig. 11 and increasing the switching delay τp. Fig. 12 summarizes the calculation of gateto-channel capacitance (Cinv) in inversion regime and gate-todrain capacitance (Cgd0) of FinFET and GAA structures used in this work. While there are inevitably an increase of Cinv for wider GAA NS structures due to increased Weff, the Cgd0 capacitance is less sensitive to a change in width of NS [18] . The rate of increase in Cinv and Cgd0 capacitances for FinFET is shown in Fig. 13 . +28% improvement in Cinv is achieved against only 6% in Cgd0 at 40nm width (WNS). Since the gate-to-drain capacitance depends slowly on WNS, and assuming the same wiring load capacitance of back-end of line (Cback-end) for the three devices (FF, NW and NS), the metric Ceq×VDD/Ieff must be improved at constant layout footprint. Ieff represent the effective current and is defined in Fig. 11 . The effective capacitance Ceq defined as the sum of the three contributions (Cinv, Cgd0 and Cbackend) is shown in Fig. 14 . The larger the footprint will be (allowing wide width of NS), the larger Ceq will be due to the effective width enhancement. However, it should be noted that Ceq normalized by Weff can be significantly reduced for wide NS widths. Likewise, the switching delay has been calculated for different layout footprints. The delay and Ceq reduction over FinFET is shown in Fig. 15 for LF=57nm (resp. 82nm) related to a 3-fins library cell (resp. 4-fins library cell). Ceq is reduced for NWs (W=7nm) but no delay reduction is achieved, while performance can be significantly improved for nanosheet design having wider wires. A delay reduction of around 20% is expected for WNS~30nm. As shown in Fig. 16 and Fig. 17 , nanosheets have a more effective width for a given footprint and therefore drive a capacitive load better [6, 17, 18] . The benefit offered by GAA stacked-NS enabling to relax the fin pitch by using double or triple stack to match or overcome the effective width at constant footprint may be reduced when considering ultra-scaled standard cell height with small fin pitch and few fins. The reduction of fin number and fin pitch (Fig. 18) will result in lower NS width: the Weff enhancement and the τp reduction may then be minimized. Finally, a fine tuning of NS width with EUV lithography would tentatively result in improved power/performance management through the modulation of threshold voltage and subthreshold slope, as shown in Fig. 19 . For a given cell height, Fig. 20 give an example of 2-input NAND gate with two possible wire widths (7 and 30nm).
V. CONCLUSION
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